

Riphah International University

Faculty of Engineering & Applied Sciences

B.Sc. Electrical Engineering Spring 2019

Complex Engineering Problem

Course: VLSI Design Assignment Date:		Duration: 6 weeks	
		Marks: <u>100</u>	
	tion: Design a standard ASIC chip for heart rate identification tel 65 nm process and the activity factor is 0.4, neglect wire ca		
1)	Design logic circuit using switch level design approach on Mod and Xilinx ISE Design Compiler.	lelsim Simulation tool	
2)	Calculate the maximum operating frequency of the chip.		
3)	Measure power of the chip.		
4)	Implement its layout using VLSI design approach.		
Attain	ed CEP Attributes:		

- 1. Preamble
- 2. Range of conflicting requirements
- 3. Depth of analysis required
- 4. Depth of knowledge required
- 5. Interdependence