

Lab 15

Adding Custom IP Lab: MicroBlaze

Adding Custom IP Lab: MicroBlaze

Introduction

This lab guides you through the process of adding a custom OPB peripheral to a processor system by using the Import Peripheral Wizard.

Objectives

After completing this lab, you will be able to:

- Add a custom IP to your design
- Modify the UCF file
- Implement the design

Procedure

The purpose of this lab exercise is to complete the hardware design started in Lab 13 and extended in Lab 14. Lab 13 included the MicroBlaze™ processor, mb_opb, debug_module, OPB UART, two GPIOs, DLMB controller, ILMB controller, and LMB BRAM. Lab 14 added the remaining IP, except for a GPIO instance for the 7-segment LEDs, to extend the hardware design.

In this lab, you will use the Import Peripheral Wizard of Xilinx Platform Studio (XPS) to create a user peripheral from an HDL module, add an instance of the imported peripheral, and modify the system.ucf file to provide an interface to the on-board 7-segment LED module.




Figure 7c-1. Completed Design

This lab comprises several steps involving the addition of a custom OPB peripheral. Although the change to the hardware is simple, the lab illustrates the integration of a user peripheral through the importing peripheral wizard. The lab also illustrates the use of an existing peripheral to provide the OPB bus interface.

Below each general instruction for a given procedure, you will find accompanying step-by-step directions and illustrated figures providing more detail for performing the general instruction. If you feel confident about a specific instruction, feel free to skip the step-by-step directions and move on to the next general instruction in the procedure.

Opening the Project

Step 1



Create a **lab15** folder under **c:\xup\embedded\labs**. If you wish to continue with your completed design from lab2 then copy the contents of the **lab13** folder into the **lab15** folder.

❶


❷ Open XPS by clicking **Start → Programs → Xilinx Platform Studio → Xilinx Platform Studio**

❸ Click **File → Open Project** and browse to the project which in the directory: **c:\xup\embedded\labs\lab15**

❹ Select **system.xmp** in the **lab3mb** directory to open the project

Adding Timer into existing Design


Step 2

The screenshot shows the Xilinx Platform Studio (XPS) interface. The IP Catalog on the left lists various IP blocks. The Bus Interfaces table in the center lists the components of the design. A red arrow points to the 'xps_timer' IP in the Bus Interfaces list. The Console at the bottom shows a warning message: 'WARNING:EDK:2137 - Peripheral xps timer_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. Generating Block Diagram to Buffer C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xml Generated Block Diagram SVG'.

Name	Bus Name	IP Type	IP Version
dmb		lmb_v10	1.00.a
lmb		lmb_v10	1.00.a
mb_plb		plb_v46	1.04.a
microblaze_0		microblaze	7.30.a
lmb_bram		bram_block	1.00.a
dmb_ctr		lmb_bram...	2.10.b
lmb_ctr		lmb_bram...	2.10.b
mdm_0		mdm	1.00.g
BTN_4Bit		xps_gpio	2.00.a
DIP_4Bit		xps_gpio	2.00.a
LED_8Bit		xps_gpio	2.00.a
xpl_timer_0		xps_timer	1.02.a
SPLB	mb_plb		
xps_timer_1		xps_timer	1.02.a
RS232_DCE		xps_uartlite	1.01.a
RS232_DTE		xps_uartlite	1.01.a
clock_gen...		clock_gene...	4.00.a
fit_timer_0		fit_timer	1.01.b
proc_sys_re...		proc_sys_re...	2.00.a

Connect timer with PLB bus




The screenshot shows the Xilinx Platform Studio interface in System Assembly View. The IP Catalog on the left lists various IP blocks. The central workspace shows a block diagram with connections between IP blocks. The Bus Interfaces table on the right lists the bus interfaces for each IP block.

Name	Bus Name	IP Type	IP Version
dlmb	dlmb_v10	1.00.a	
lmb	lmb_v10	1.00.a	
mb_plb	plb_v46	1.04.a	
microblaze_0	microblaze	7.30.a	
lmb_bram	bram_block	1.00.a	
dlmb_cntnr	lmb_bram_i...	2.10.b	
lmb_cntnr	lmb_bram_i...	2.10.b	
mdm_0	mdm	1.00.g	
BTN_48bit	xps_gpio	2.00.a	
DIP_48bit	xps_gpio	2.00.a	
LED_1_8bit	xps_gpio	2.00.a	
xps_timer_0	xps_timer	1.02.a	
SPLB	mb_plb		
xps_timer_1	No Connection	xps_timer	1.02.a
RS232_DCE	New Connection	xps_uartlite	1.01.a
RS232_DTE	mb_plb	xps_uartlite	1.01.a
clock_gen...		clock_gen...	4.00.a
fit_timer_0		fit_timer	1.01.b
proc_sys_re...		proc_sys_re...	2.00.a

The console at the bottom shows a warning: "WARNING:EDK:2137 - Peripheral xps_timer_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters." It also shows the command: "Generating Block Diagram to Buffer C:\Xilinx\12.1\ISE_DS\EDK\data\xml\script\ConvertEdwardVersion.xsl Generated Block Diagram SVG".

Generate Base Addresses




The screenshot shows the Xilinx Platform Studio interface in System Assembly View. The IP Catalog on the left lists various IP blocks. The central workspace shows a block diagram with connections between IP blocks. The Bus Interfaces table on the right lists the bus interfaces for each IP block.


Instance	Base Name	Base Address	High Address	Size	Bus Interfaces
microblaze_0's Address Map					
dlmb_cntnr	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB dlmb
lmb_cntnr	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB lmb
LED_1_8bit	C_BASEADDR	0x01400000	0x0140FFFF	64K	SPLB mb_plb
DIP_48bit	C_BASEADDR	0x01420000	0x0142FFFF	64K	SPLB mb_plb
BTN_48bit	C_BASEADDR	0x01440000	0x0144FFFF	64K	SPLB mb_plb
xps_timer_0	C_BASEADDR	0x02C00000	0x02C0FFFF	64K	SPLB mb_plb
RS232_DTE	C_BASEADDR	0x04000000	0x0400FFFF	64K	SPLB mb_plb
RS232_DCE	C_BASEADDR	0x04020000	0x0402FFFF	64K	SPLB mb_plb
mdm_0	C_BASEADDR	0x04400000	0x0440FFFF	64K	SPLB mb_plb
Unmapped Addresses					



The console at the bottom shows a warning: "WARNING:EDK:2137 - Peripheral xps_timer_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters." It also shows the command: "Generating Block Diagram to Buffer C:\Xilinx\12.1\ISE_DS\EDK\data\xml\script\ConvertEdwardVersion.xsl Generated Block Diagram SVG".

Writing Software for the added component





Generate Libraries and Linker Script for the design.





Port design to FPGA



Source code

```
// Located in: microblaze_0/include/xparameters.h
#include "xparameters.h"
#include "xgpio.h"
#include "stdio.h"
#include "xtmrctr.h"

//=====

int main (void) {
    XTmrCtr XPS_Timer;
    int my_input;
    int cycles;
    XTmrCtr_Initialize(&XPS_Timer, XPAR_TMRCTR_0_DEVICE_ID);
    XTmrCtr_SetResetValue(&XPS_Timer, 0, 0x00000000);
    XTmrCtr_Reset(&XPS_Timer, 0);
    XTmrCtr_Start(&XPS_Timer, 0);

    xil_printf("Welcome to VLSI Lab \n");
    xil_printf("Welcome to VLSI Lab \n");

    XTmrCtr_Stop(&XPS_Timer, 0);
    print(" Cycles consumed by printf \r\n");
    XTmrCtr_GetValue(&XPS_Timer, 0);
    putnum(cycles);
}
```