



# Lab 16

## MPSoC: Multi Processor System on Chip Design


In Lab13, we implemented a uniprocessor system in order to have an overview of how to use the Xilinx EDK tool. Lab13 can be used as base system for the controller of your project (e.g. soccer project group). In this lab, we will develop a dual core system with two microblaze processors. This lab will be particularly useful for the development of the server.

Launch the Xilinx EDK.






Select FPGA Board




## Select Dual Core System






## Add the interprocessor communication cores (*Mutex & Mailbox*)


The Mutex core is used in the system to provide synchronization when accessing shared resources. The core has a configurable number of mutexes and has a write to lock scheme. The Mailbox core is used to pass messages between processor cores in FIFO fashion. The mailbox core offers an interrupt line if a core wants to indicate the presence of data.




### Add Shared and Private Peripherals to each processor (DRAM is shared between both processors)







Write simple code for Processor 1



The screenshot shows the Xilinx Platform Studio interface. The left pane displays the project hierarchy with 'TestApp\_Memory\_microblaze\_1' selected. The main editor shows the following C code:

```

1  #include "xparameters.h"
2
3  #include "stdio.h"
4
5  #include "xil_testmem.h"
6  #include "xstatus.h"
7
8  //-----
9
10
11 int main (void) {
12
13     while(1)
14         xil_printf("Processor 1 is running \n");
15
16 }
17
18

```


The console at the bottom shows the following output:

```

Copied C:\Xilinx\12.1\ISE_DS\EDK\data\flow/bitgen_spartan3a.ut to etc directory
Generating Block Diagram To Buffer
C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xml
Generated Block Diagram SVG

```

And same code but with different ID for processor two



The screenshot shows the Xilinx Platform Studio interface. The left pane displays the project hierarchy with 'TestApp\_Memory\_microblaze\_0' selected. The main editor shows the following C code:

```

1  #include "xparameters.h"
2
3  #include "stdio.h"
4
5  #include "xil_testmem.h"
6  #include "xstatus.h"
7
8  //-----
9
10
11 int main (void) {
12
13     while(1)
14         xil_printf("Processor 0 is running \n");
15
16 }
17
18

```

The console at the bottom shows the following output:


```

Copied C:\Xilinx\12.1\ISE_DS\EDK\data\flow/bitgen_spartan3a.ut to etc directory
Generating Block Diagram To Buffer
C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xml
Generated Block Diagram SVG

```



To find out comports click on Device manager in windows.



Open Two instance of Serial Terminal each for single processor and open appropriate Comm Port.

