

Figure 1: Fig 1

Hardware design for Zybo

In this lab we will use Xilinx Vivado to design hardware, it is easy to use and has all the programs we need built in.

Name your project, and select a place to put it, once that is done select RTL project and click next.

Click next for the next two dialogues, when asked to add a constraints file stop and lets add the one that we downloaded from Digilent.

This should tell Vivado about the hardware we are going to use. Next we need to tell Vivado what chip we are using, if we look back at the Digilent website for the Zybo we can make a note of the following information:

The ZYBO offers the following on-board ports and peripherals:

ZYNQ XC7Z2010-1CLG400C 512MB x32 DDR3 w/ 1050Mbps bandwidth Dual-role (Source/Sink) HDMI port 16-bits per pixel VGA output port Trimode (1Gbit/100Mbit/10Mbit) Ethernet PHY MicroSD slot (supports Linux file system)

Preprint submitted to Riphah International University



Figure 2: Fig 2

OTG USB 2.0 PHY (supports host and device)

The top line is what we want and will help us identify the chip. From the drop down menus select Zynq-7000 for Family, Zynq-7000 for sub family, clg400 for package, -1 for speed grade and C for temp grade. You will have two choices left xc7z010clg-400-1 and xc7z020clg400-1, choose the fist one since your Zynq chip is the Xilinx Zynq-7000 (Z-7010) as mentioned on the Digilent website. You also want to grab the hardware guide for Zybo, it will help in future posts if you are following along.

We are ready to confirm and create the project

So we should now have Vivado open with a new project like the picture below. Now we are ready to create the block diagram and add some IP.

In the left side of the screen click on create block design. I named my block design system but I dont think the name really matters.

Now that we have a new block design, we can go ahead and add some IP to it. Click Add IP on the green highlight that appeared in the diagram window. Scroll down and select Zynq7 Processing System.

Press Enter and you should now see a Zynq processor on your block design.

So far so good, lets double-click the Zynq block and customize our IP to the Zybo.







Figure 4: Fig 4



Figure 5: Fig 5



Figure 6: Fig 6

Now lets import the XPS settings that we downloaded from the Digilent site that will describe our hardware, click the import XPS settings button

Select the .xml file that we downloaded from Digilent, click OK. Now click OK in the import XPS settings window.



Figure 7: Fig 7



Figure 8: Fig 8

Implementation Status Project Manager sybolyeno Implementation Sources Project Manager sybolyeno Implementation Sources Project Summary X Implementation Sources Project Summary X Implementation Sources Project Manager Sybolyeno Implementation Sources Project Summary X Implementation Sources Project Manager Sybolyeno Project Summary X Implementation Sources Sources Project Manager Sybolyeno Project Summary X Implementation Sources Sources Project Summary X Implementation Sources Sources Sources Project Summary Rotes Sources Sources Part: Sources Part: Sources Part: Sources Part: Sources	ile Edit Flow Loois Window L	Edit Flow Tools Miludow rskont Alex Helb				
High Wagdar Import Manager Project Manager Project Sattings Add Sources Project Sattings Import Manager Project Sattings Import Manager Project Sattings Import Manager Im	🛊 🖻 in 🕫 🎼 🐘 🗙 🕨 3	🖆 🚳 🛞 ∑ 🤪 🖭 Default Layout 💿 🗶 🔖 🏌 🕸		Ready		
Sources Corete Block Design Project Stittings Project Stittings Project Stittings Project Stittings Product family: Zynolet Name: x/do.uno Project Stittings Project Stittings Product family: Zynolet Name: x/do.uno Project Stittings Implementation Struction Structs Program Block Design Project Stittings Struction Structs Struction Struction Structins Numme	low Navigator «	Project Manager - zybo_xeno		×		
Project Manager Project Settings Proj	🔪 🖾 🛱	Sources _ D L ×	Σ Project Summary ×	0 8 ×		
Project Satting Add Sources Project Name Constraints (1) Constraints (1) Project Name Constraints (1) Constraints (1) Project Name Constraints (1) Constraints (1) Project Name Constraints (1) Project Name Project Name Constraints (1) Project Name Constraints	Project Manager	a 🔀 🚔 📾 😫 📓 💹	Project Settings	*		
Add Sources A rotation Simulation Sources Product family: Pr	R Project Settings	Design Sources Constraints (1)	Project name: zybo xeno			
Project part: st27010049001. Templanetation Sinulation Sin	Add Sources	Generation Sources	Product family: Zynq-7000			
 P Integrator Secreta Block Design Generate Block Design Multiation Settings Pothesis Synthesis Synthesis Settings Pothesis Settings Program and Debug Settings Cenerate Block Design Wande Synthesis Defaults Program and Debug Settings Program and Debug Settings Cenerate Block Design Wande Synthesis Defaults Program and Debug Settings Cenerate Block Design Constraints Wande Synthesis Defaults Vande Synthesis Defaults Program and Debug Settings Constraints Settings Constraints Wande Synthesis Defaults Vande Synthesis Defaults Constraints Wande Synthesis Defaults Vande Synthesis Defaults<	🖵 IP Catalog		Project part: xc7z010clg400-1			
* Program and Debug Synthesis Bittings * Mundemented Design Open injudemented Design * Synthesis Synthesis Settings * Synthesis Bittings Name * Synthesis Bittings Name * Dopon injudemented Design Vision * Synthesis Settings * Dopon injudemented Design Vision * Dopon injudemented Design Name * Program and Debug Synthesis Defaults * Open injudemented Design Name * Program and Debug Synthesis Defaults * Dopon injudemented Design Name * Dopon injudemented Design Visit Defaults * Dopon injudemented De	. ID Internation		Top module name: Not defined			
Porticidad Design Create Block Design Generate Block Design Generate Block Design Generate Block Design Status: Aux Simulation </td <td>Create Plack Decision</td> <td></td> <td>Synthesis \$</td> <td>Implementation</td>	Create Plack Decision		Synthesis \$	Implementation		
Benerate Black Design Smulation Generate Black Design Merachy Ubraries Comple Order Smulation Smulation Settings Que, Smulation Settings Generate Black and Design More Same and Design	Open Block Design		Status: Shipt started	Chathan		
 Simulation Simulation Settings Was Simulation Settings Simulation Settings Sources P Templative Comple Order Strategr Wash Synthesis Sources P Templative Comple Order Strategr Synthesis Settings Sources P Templative Comple Order Strategr Strategr Synthesis Settings Sources P Templative Comple Order Strategr Strategr Sources P Templative Comple Order Strategr Strategr Sources P Templative Comple Order Strategr Strategr Sources P Templative Comple Order Sou	Generate Block Design		Messages: No errors or warnings	Status:		
			Part: xc72010clg400-1	Part:		
Synthesis Settings Aurone Strings Auro	Simulation	Hierarchy Libraries Compile Order	Strategy: Vivado Synthesis Defaults	Strategy:		
Auf Sindualdi Properties Properties <	Simulation Settings	& Sources ? Template Sources Plock Design	n	Incremental Compile		
RTLAnaysis Depen Elaborated Design Synthesis Synthesis Settings Program and Debug Spentification Settings Program and Debug Settings Setting Settings Setting Setting Setting	w Run simulation	Properties		Summary Route S		
 bi & Open Elskorated Design synthesis Synthesis	RTL Analysis	← → 🎭 k 🕕 Please specify name of	block design	Timing		
 Synthesis Settings Popen Synthesis Settings Run Implementation Popen Implementation Popen Implementation Run Imp	Open Elaborated Design		^	rinning		
Synthesis Settings Program and Debug Generate Bittreem Settings Generate Bittreem Launch MPACT	Synthesis	Design name: system	at available because it hasn't been run	Timing information		
Bun Synthesis Bun Syn	🗞 Synthesis Settings			Ŭ,		
Mogen Synthesized Design Mogen	≽ Run Synthesis		OK Cancel	Power		
Implementation Muniperioritation Settings Muniperioritation More and the settings Muniperioritation M	🖻 📑 Open Synthesized Design					
Generated in MPACT Generate Bittream Generate Bittre	Implementation		Utilization information is not available because it hasn't been run	Power informatic		
Rour implementation Rours	Implementation Settings					
Morea Petric Constraits Strategy Host Status Petric Vado Synthesis 2013) Not started Program and Debug Program and Debug Program and Debug Program and Debug Bettratem Strategy Software Manage You Synthesis 2013) Not started Not started Status Program and Debug Program Program and Debug Program Proprogram Program Program Program Program Progr	Run Implementation	Design Buns		- D P X		
Program and Debug Program and	👂 💕 Open Implemented Design	Name Part Const	traints Strategy Ho	st Status Pr		
Bestream Settings Generate Bistream Launch MPACT Console Messages Log Messages Messages Messages Mess	Program and Debug		Vivado Synthesis Defaults (Vivado Synthesis 2013)	Not started		
Image: Second and Water State	🚳 Bitstream Settings	a mp_1 xc/2010clg400-1 constra		Not started		
b 😭 Open Hardware Manager k Launch MPACT k k k k k k k k k k k k k k k k k k k	🚵 Generate Bitstream	•				
Launch MPACT	🖻 💕 Open Hardware Manager					
	퉬 Launch iMPACT					
Image: State of the state						
TCI Console O Messages Q Log Reports & Design Runs						
🖽 Tcl Console 🌳 Messages 🛤 Log 📓 Reports 🖏 Design Runs						
		🔲 Tcl Console 🛛 😂 Messages 🖉 Log 🗋 Reports 🖄 D	esign Runs			

Figure 9: Fig 9



Figure 10: Fig 10



Figure 11: Fig 11



Figure 12: Fig 12

So we now see some check marks beside some peripherals. Lets take a second and look at the clock configuration. Click the clock configuration in the left side of the window, you should see something like the picture below.



Figure 13: Fig 13



Figure 14: Fig 14

Make a note of the input frequency. This is DIFFERENT from both Zedboard and MicroZed and can cause some really frustrating problems when trying to add correct features to the device tree when we boot Linux. Ill explain what I ran into when we go over how to get Xenomai/Linux to boot. Click Ok and the customization screen should close and our processor should now have some inputs

Biock Design Purput Prequency (MeX) 50.00000 CPU (Lock Ratio (br.2) - Configuration
L Configuration Andrail 10 Pins Configuration Configuration Configuration Configuration Timing Calculation Timing Calcu
heral IO Pins Cordport Cordport Cordport Cordport Engret/Heral <
Num of 0.10 Processor/Memory Clocks 650.00000 50.0.0000 50.0.00000 50.00000
Softgaration Softgaration Configuration Configuration Configuration Configuration Configuration 100 PE PL 223 000000 200.000000 200.000000 200.000000 10.000000 0.00000 10.000000 10.0
Configuration
0 10 0000000 10 0.000000 10 0.000000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10 0.00000 10
Configuration Timing Calculation Timing Calculation Timing Calculation Timing Calculation Timing Calculation Fig. 10
Timing Calculation - 0.5Pi 10 PLL * 000000000000000000000000000000000000
Hinting Calculation Image Calculation Image Calculation Image Calculation - ENET1 10 PLL 1000 Mbps 125.0000.0 - SN0 10 PLL 1000 Mbps 10.0000000 10.0000001 125.0000.0 - SN0 10 PLL 100 100.000000 10.0000000 10.0000000 200.000000 - SPI 10 PLL 100 100.000000 100.000000 0.000000 200.000000 - PL Fabric Clocks - - FCLC, CLN 100 PLL 175.000000 0.1000000 250.0000 - PLC, CLN DOP ALL 175.000000 100.000000 0.1000000 250.0000 - FCLC, CLN DOP HL 120.000000 100.000000 0.100000 250.0000 - FCLC, CLN DOP HL 120.0000000 10.000000 0.1000000 250.0000 - FCLC, CLN DOP HL 120.0000000 100.000000 10.0000000 100.000000 100.000000 - FCLC, CLN DOP HL 120.0000000 100.0000000 100.000000 100.000000
rupts
→ SDO [D PLL [SO] ● 0.000000 1.0.000001 1.2.0000. → SFI IO PLL 196.665656 1.0.000001 2.00.0000. → PL Fabric Clocks -
→ F CLC, LUD [O PLL → [O accosson 1 0.000000 + 2.50.0000. → FCLC, LUL DOP PLL 1 7.5 00000. 1 7.5 00000. 0.100000 + 250.0000. → FCLC, LUL DOP PLL 1 2.2 84151 0.100000 + 250.0000. → FCLC, LUL IO PLL 100.000000 1.000000 + 250.0000. → System Debug Clocks 100.000000 1.0000000 - 250.0000. ↓ Tmms 200 200.000000 1.0000000 + 250.0000 ↓ Tmms External 200 200.000000 1.000000 + 250.0000 ↓ Tmms External 200 200.000000 1.000000 + 250.0000 ↓ Tmms External 200 200.000000 1.000000 + 250.0000 ↓ TTC0 CPU_LX 133.333333 1.08.333334 0.100000 + 200.0000
FULÇ LUX DOP PL 175.000000 175.000000 0.000000:550.0000. FULÇ LUX AMM PL 12.28001 12.264151 0.100000:550.0000. FULÇ LUX 100.1000000 12.00.00000 0.000000:550.0000. Fortern Debug Cocks Trms Trms WDT CPU_1X 133.33333 108.333336 0.100000:200.0000 WTTC 1
Image: PCL_CLU2 AMM PLL 12.284000 12.244151 0.000000 2550.0000 Image: PCL_CLU3 IO PLL 100.000000 100.000000 0.1000000 2550.0000 Image: PCL_CLU3 Image: PCL_CLU3 Image: PCL_CLU3 Image: PCL_CLU3 100.000000 100.00000 100.000000 100.00000 100.000000 100.0
☐ FCLX_CLK3 10 PLL 100.000000 100.000000 0.100.000000 :250.0000 ∮ System Debug Clocks ↓ Tmpu ↓ Tmpu ↓ Tmps ↓ Tmps ↓ WDT CPU_LX 133.33333 108.333335 0.100000 : 200.0000 ↓ WDT CPU_LX
 System Debug Clocks Trems Trems 200 200.000000 10.000000: 300.000 Trens WOT CPU_IX 133.33333 108.333334 0.100000: 200.0000 TTC1
L TRU STATUS L TRU STATUS TIMATS WOT CPU_IX 133,33333 108,333336 0.100000 : 200.0000 WTCO WTCO
∲ Timers - WOT CPU_IX 133.333333 108.333336 0.100000:200.0000 ∲ TTC0 ∲ TTC1
- ₩0T CPU_1X 133.33333 108.335336 0.100000÷200.0000 ♦ TTC0 ● TTC1
Ф ПС1

Figure 15: Fig 15

w Navigator «	Block Design - system *				
Z 🛱	Design Hierarchy	- D & X	📴 Diagram 🗙 🗟 Address Editor 🗙	00	
	< 꽃 툴 늄		→] & system		
Project Manager Project Settings Add Sources IP Catalog	å system è-∯ processing_system7_0 (ZYN	IQ7 Processing System:5.3)	Q Besigner Assistance available. Bun Block Automation Q Signal		
IP Integrator					
# Create Block Design ** Open Block Design ** Generate Block Design Simulation Simulation Settings RIL Analysis > #* Open Elaborated Design Synthesis Settings > Pun Synthesis > #* Open Synthesis	A Sources E Design Hier Block Properties ★ → ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★ ★	em7_0]	processing_system7_0 DDR+ FIXED_00+ SDD_0+ SDD_0+ SDD_0+ MAX[GP0,ACLK ZYNO SDD_0+ MAX[GP0,ACLK ZYNO SDD_0+ S		
Implementation	General Properties			b	
🚳 Implementation Settings	Tel Censele				
 Run Implementation Open Implemented Design 	INF0: [IP_Flow 19-1704] INF0: [IP_Flow 19-2313]	No user IP repositories : Loaded Vivado IP reposit	pecified ry '/opt/Xilinx/Vivado/2013.4/data/ip'.		
Program and Debug Bitstream Settings Generate Bitstream P P Open Hardware Manager Launch IMPACT	<pre>Wrote : stargroup create_bd_cell : type ip -vlnv xilinx.comi:piprocessing_system/3.3 processing_system/0 create_bd_cell : type ip -vlnv xilinx.comi:piprocessing_system/3.3 processing_system/0 create_bd_cell : time (s): cpu = 00:00:05 : wenory (WB): peak = 4095.125 : gain = 0.000 endgroup set_property -wict([list CONFLG.PCJ_HDMAR_BMAD_PRESET (INFO: [PS7-1] Applying Custom Preset /home/greg/zynq/2700_zynq_def.xml.); [st]</pre>				

Figure 16: Fig 16

and outputs.

Connect the FCLK_CLK0 to the M_AXI_GP0_ACLK, once we scroll over the input a pencil appears and then connect each input similar to Labview if anyone



Figure 17: Fig 17



Figure 18: Fig 18

has used that before.

This pretty much just feeds a clock to the FPGA and is the most basic FPGA design we can do. Im not a FPGA expert and plan to use the Zybo to further my

2 🗄 📾 🖉 🗎 🐘 🗙 🐶 🖇	🕨 🏷 🚵 🚳 💥 🔽 👰 🖭 Default Layout 💿 👻 🕷 🔌 🚳	Re			
Navigator «	Block Design - system *				
2 🖨	Sources - 🗆 达 🗶 Diagram × 🛤 Address Editor ×	00			
roject Manager & Project Settings ddl Sources FIP Catalog	Image: Section 1 Image: Section 2 Image: Section 2 Image: Section 2 Imag				
Pintegrator					
츎 Create Block Design 당 Open Block Design 영 Generate Block Design imulation	processing_system7_0 processing_system7_0 poR+ processing_system7_0 processing_syste				
🚳 Simulation Settings	Create HDL Wrapper				
Run Simulation TL Analysis Pone Elaborated Design ynthesis Synthesis Settings Pone Synthesize Open Synthesized Design nplementation	Hierardy IP Source & Sources Image: Source File Properties Source File Properties Oto can either add ar capy the HOL wapper file to the project. Use capy option if you would like to modify this file. Source File Properties Oto can either add ar capy the HOL wapper file to the project. Use Cancel	[
S Implementation Settings	Tcl Console	- 0 2			
Continue and Debug Open Implemented Design rogram and Debug Open Hardware Bitstream Open Hardware Manager Launch IMPACT	<pre>XX [create_bd_cell:Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Weavry (WB): peak = 4895.125 ; gain = 0.000 indify Set_property -dict [List CONFIG.POL_INDART_BOARD_RESET (/how/greg/zynd/2/T0_zynd_dft-anl)] [get_bd_cells processing_system</pre>	. ≈ 7_0]			

Figure 19: Fig 19

learning when it comes to FPGA design. I believe this pretty much brings the FPGA up and nothing else, so nothing on the FPGA is being used. Lets validate our design, before we start to create the HDL wrappers and bit file. Run the Block Automation as suggested by the green highlight.

Click the sources tab on the block design and right-click the system.bd file and select Create HDL Wrapper.

Once that is complete we should see some Verilog or VHDL files. Now we can go ahead and generate the bitstream file, this should be on the left side of the screen near the bottom.

Once we are done, we can open the implemented design.

We are pretty much done! The next step is to export our design to the Xilinx SDK to create the first stage bootloader. This will be the subject of my next post. Remember to save your project since well need it in my next post.

If anyone runs into problems let me know I may have a step or two out-oforder, but I was able to create the bit file again following these steps. Questions and comments are always welcome.



Figure 20: Fig 20



Figure 21: Fig 21