Center of Excellence:

Computer Programming by: Tassadaq Hussain Director Centre for AI and BigData Professor Department of Electrical Engineering Namal University Mianwali

Collaborations:

Barcelona Supercomputing Center, Spain European Network on High Performance and Embedded Architecture and Compilation Pakistan Supercomputing Center



Requirements: Basic and Complex

Criterion	Low	Medium	High
Processor	4- or 8-bit	16-bit	32- or 64-bit
Memory	< 64 KB	64 KB to 1 MB	> 1 MB
Development cost	< \$100,000	\$100,000 to \$1,000,000	> \$1,000,000
Production cost	< \$10	\$10 to \$1,000	> \$1,000
Number of units	< 100	100 to 10,000	> 10,000
Power consumption	> 10 mW/MIPS	1 to 10 mW/MIPS	< 1 mW/MIPS
Lifetime	Days, weeks, or months	Years	Decades
Reliability	May occasionally fail	Must work reliably	Must be fail-proof

Instruction Set Architecture

Instruction Set Architecture (ISA) serves as the interface between software (e.g., high-level programming languages) and hardware (digital systems like CPUs or processors). It defines the set of instructions that a processor can execute, along with the corresponding machine-level operations.

1		2	ISC-V	Reference	Data	ABITICMETIC CORE RVADA Makipit Laisen	EN:	STRUCTION	SET			2
	1.		and the second s	Chabathat index		MNEMONIC:	CM1	NAME		In the states	1.000	
Sec.	TRANK OF	ani	OER PERISON TRACK. O ST	Incompany of the Number of Street, Str	-	Multimate.	11	TRULING DRIVER		Sector States	(as Warning)	PACT
1 5100	ALCONT.	IM	SAME	Bladie Bladie Bladie	Som	mib		Tell Autors stress that	e 11	00000	Charles -	
1000	100	×	YED (wind)	Manufact Manufactory and American		Hilberg		And it suggests strength of the	and a		Concernance of the local diversion of the loc	
All and	Same.		ADD Recentless (winter	What a Shall & Start		milta	я.	Anti-Market suggest little	States of			
1 25		18	100	strait - strait & strait		17 A 17 A		Theaper .		the second of the	Concession in the local division of the loca	
1 5			AND Executions	Real - Real and The		and the second sec	5	Distant Provide		No(+Ne) is	4	
1 24		10	And Copper Description in FC.	April - T Down, Street			20	Division Chargest		N=C-30441/KG	48	
1000		10	Brank I Chos	PC-siPC is coment. 120/01			5	Minister Product		Note-Marine	car.	
1			and in which the lot found	Without Down Dow?1		White of the second second second	5	Reasonable Comparis	d (made)	No MARTIN	-	4
1 100		30	Reput Couper near or reput	PC+PC+Gene 1991		NAMES and RADED First	-	Palet Extended				
1 0.0			Research & T. Barry Port	interally-Aball	20	End. Sec.	3	E-And (Chromer		No. OKNOW		
- 2475		10	And the second second	PC-PC+pines.3981		fair a fair a	3	See 19 and		administration of a	4	
		144	Rough Lots Time	ARISH PRINT PO-PC+ (instation)		Table of Same a	5	1000		their - site () + 62m	e)	
		9	Brand Less That Designed	(HERDel) (REAL POPP) (seen 1998)	32	Start and Starting	0	a cas		1041-10401-1044	4	
1 1112		1	Sumon Nam Document	Mittel Price Division (1991)		And a second second	5	arrain.		Electron (1996)		
1.81		17	Cost Non Staffordbellow	RIME+CSR,CSR-CSR.8-R[101]		ALL	5	and the second s		ried-stell stell	1	
		12	Cont The Baghenill City	Rody - CSR.CSR - CSR & -inne		Contraction of	5	Space Real		the state and the state		
		1.5	less			President and	3			their - stiert is the	214948	
1			Carte, Nam, Non Royald, Not	H[m] = CSH, CSR + CSR R[m1]		Contraction of the Association o		Includes in Sector		the constants	D-Hiwiti	
		12	Cost, Star, Bry Road, Set.	Roll + CAR, CSE + COLLINE		And a state of the state of the		Regards Multight S	-	104. 1 (1944) 714		
			Int			States of a parameter of		Property Multiply 2	0001	the contest of	ALL PROPERTY.	
		1	Cast. Test. DayRoudd, Write	RIVE-CSR; CSR + RIVE		reproved types of	8	NUSP wished		Post - Predoktion	2643-624-9	
		22	Contracting Bands Wyler	R[n] + CM, CM + ann		and the state of the large		Pagetine BERT Law	- 8	Prof. A. L. Really &	P.F. L. L. L.	
1.50		10	See.			Augura de Bagerin at		Total Contract		that - Minister	There is not	
		10	Epstrement BREAK	Transfer sound to delogger						1003000		
1 mail		1	Environment CALL	Transfer younged to operating spotters		3858. S. D. H. H.		and showing the		Ind a report of the	CIII (29 per)	
- Anna		1	April detail	Stracherstown Preseld		Street, Cr., Manual, 10		MARINE		that rolling a sta	Contraction of the local division of the loc	
	1	1	Rowch Steer & These	Non-fevering which is more than			100			Rab		
				START		344-54542-8		Corport Float 20x	e	Red - prove-1	KATE 4	
3		13	Jump-R Link	#[nf] = PC+4, PC = PC + [1007, 1971]		121-01121-0	. 8.	Cristel Ltd.	200	April - Paril P	CETTRIA	
- sale		1	Arep.& Link Hogtons	Real viscon in the second second	- 20	434,44734,8	.8	Antonio Pitra Las	Aug. (8) /	101-01-01	NUMBER OF STREET	
1 14 1		1	Limit Byto	80ml =		223101-1,010046-0	н.	Cherry 2 Inc.		\$2+1 * + \$840 THE \$		
				Delever \$127 VERSET + SAME 1 101		The state of the state		How has begar		7942 (#941)		
1.44		1	Load Ryle Conigrad	whether the part of some that and		the size, here and	-8.	Here is bringer		Real - Kintle		
2.16		1	Load DoatMoward	R[n] + M(R) + (+ max h 0.1.0)		1000.000	. R	Friends State (17 a)	17 - L	1945-sight201	1	
- 32		1	Loui Haltouri	8060 m		APPEND A	- 10	Concerning and State	6e - 1	194 - anter 194	P	
				Introdiction in the second second		2124-2-10 E196-28.W	.8.	Commission, 198-1		Part - Presidents	Nex	
100			Land Halfmond Unsegred	aleq1 = http://priscilements.html		1144.4.1.1000.dcl	. H	1.1amii (1.00.146.)		1141-044001	42-84	
344		10	Load Upper Descontate	#[bit] = [155,5mm+[11,* mm** (1,01)		101.0.01.011.011.000	.8	1. married and 124-1	a.t. mages	([e]=0.4(4)(c))	24.94	
		œ	Load World	R(rd) -	- 39.1	1000 A. 34, 2000 A. 34	.8	Comm 200, 2483	e Coniger	7141-Bar(8)4/3	and a	
			CRIME IN CONTRACTOR	Errand Extradicion Seminary and		And a second second	. 8.	Concerts Cities	-	R2+0.7110-2004	elartă	
- Den -			A said Word Unstgend	abell v Erzen winder bennen in me		Parks Longton College	10	A surrouge has held being	er	Apager 21 - Jong	-0948	
1.00			C.B.	abel - steril black		TITL MOUNT TYPE, MANUE	. 11	Canada Strate	(magent)	$K_{2}(a_{2}^{\prime}(1),0)=\max$	aligned (s	
			OR Semanticate	REAL - REALTING		Pridate Art. Dert. Ball	.8	Ceret 8:14(16)	(Iprigrad.)	R3+54143-1 (mmg	47943	
6.5			Search Server	MDDecilement(100) - Reveal(10)		SCULL Annaly Entering						
1			State Doublewood	Wildow Lowe (00110 - AD-129140		presson () producted to A		-		ADd. HARADS	-	
1.87		8	Rearr Halfword	Wither Leane (124) + River 1245		advanta de la seconda de		444		ADDI-MENDATE.		
811-81	*	н,	Shit Left (Word)	R[nd] = R[ns1]++ R[ns2]	19.			10000		Manual - Manual	<24 Revie	
800.4	eller :	1	Matt Left Introduce (Word)	Red + Red man.	10.	newser's second of				of Direct - Address of	and the state	
		Α.	Ser Len Dan	Revel + UKENTE + RENZE T 1 / R		bronchi, A. general, A.		INTRODUCT Compo	-	Riel-Mitterlie		
ant.		1	Set Sets Shan Investigan	REAL + ORDER + Insert 7.1.10		and a second sec		and the second		Real - Apport 1	London S. alor	
WILL		1	Net / Instantion Unsigned	(R)=0 = (R(m) + (mm) + 1 + 0	20 (and the second sec	-			a have y highland	0.00010.000	A. 17
PPE-		ж.	Settless That Uniged	R040 + 000+01 + 80+20 T F - 9	0.200	anotices, e., also bits of		Collinson Constant	•	BUSY MODAL	in the second	1
	-	81	Neth Right Arthurstic (World)	Riall ~ Rout] == R0x21	7.3.59	and the second of	14	-		April-Marrie		
ALDER.	18.100	11	Sold Hight Arth Inco (Work)	(R(ad) = R(au)) == lates.	1.58			and a second		5406 or 11 - 1400	A DESCRIPTION OF THE OWNER	
447,10	30.	х.	Half Kight (Nord)	\$6x8 = \$6xx13 >> \$6xx23	- 10		2			Read - Million 12.	March 1 and	
Adda.	111m	1	Ball Right Intereduce (Nucl)	Red = Revil ++ same	- 10	second of second la	10			subject of - latents	In No.	
-	-	X.	William (Wood)	Ring = Rind [- Rind]	31	10.422-0		I And Theorem		Spel- Mainelle	Ineril	
-		1	Store Wood	MERICAL PROPERTY OF THE REPORT OF THE		and the second second		and the second s		If manyor, MDEs	(1-Kard)	
-			8,09	NUMB - BOARD - RINCH				Contract		ADM - D. Has BOA	e	
-		1.	WOR Interesting	Rieff - Rieff - innt.				and the second second				
Naw 2	S.Der B	ind	sprains path opportunity on the re-	shows at 12 hits of a 44 hit reasons		CORE INSTRUCTIO	NS	ORMATS			(Internet	
1.2	2 Oprinter analysis and pool angers (holded of 21 complement) 31 22 36 28 39 20 19 15 14 12 11 T 4											
	Park	-	gethings to of the branch and	Built in Juli 11 set to U		R		142	tet.	- Const.	C	Ope
	Colore	# L	and parameters stated the state	a that of data in full the SA-bit negrature		1	CO.	9	44.8	Euros	1	040
1	An person	STATE.	the sign has as fid to she lighters	at hits of the result during right shift		8 Band 12/11		- Det		Europe C	0.00(1.0)	i ngun
	Dur	5.	an over operand expend and one	a manifesti	Sec. an	444	1	142	1917	Tarath	100c04(0.11)	(space
	ME		the same place is a simple provide to	a theorem would are obligated 15 year	al a da	and the second states	-	instant and	and the second		-	1
	Classe	-	the second se		and -			- Carlon and and	170		-	1
	denor	×	Contraction of the	of the second se	122	0	-	al seventing in			Arrest Courses	1

where the second second in the second second

Processor Memory Map: Hardware and Software Placement

• The processor's memory map is critical for defining how different memory regions and peripherals are addressed. It resides in both hardware and software, serving distinct roles in each domain.

Hardware Placement of Memory Map

In hardware, the memory map is implemented as part of the address decoding logic, typically located within the memory controller module or the interconnect/bus fabric.

Address Decoding Logic:

Encodes address ranges in comparators or lookup tables. Routes requests based on address ranges.

Placement in HDL:

Found in the memory controller module or bus arbiter module.

Implements logic for decoding incoming address lines and routing requests to the correct memory region.

Address Range	Memory Region
0x0000_0000 - 0x0000_EEEE	Local Scratchpad Memory
0x0001_0000 - 0x0001_FFFF	Cache
0x1000_0000 - 0x1FFF_FFFF	Main Memory

Hardware Implementation (Verilog):

```
always @(*) begin
```

```
if (address >= 32'h0000_0000 && address <= 32'h0000_EEEE) begin
    memory_select <= SPM; // Scratchpad Memory</pre>
```

```
end else if (address >= 32'h1000_0000 && address <= 32'h1FFF_FFFF) begin
memory_select <= MAIN_MEM; // Main Memory
end else begin</pre>
```

```
memory_select <= NONE; // Invalid Address
```

```
end
```

Software: Memory Map

In software, the memory map is defined in **header files**, configuration files, or linker scripts for firmware and OS use. This ensures that software developers can access hardware components and memory regions using predefined constants.

Header Files:

Define base addresses and address ranges as macros or constants. **Example (C Header File):**

#define SPM_BASE_ADDR 0x0000000 // Scratchpad Memory Base
#define MAIN_MEM_ADDR 0x1000000 // Main Memory Base
#define CACHE_ADDR 0x00010000 // Cache Bas

```
Linker Script:

Specifies physical memory layout and assigns sections for code and

data.

Example (Linker Script):

MEMORY

{

SPM (rwx) : ORIGIN = 0x00000000, LENGTH = 64K

MAIN_MEM (rwx) : ORIGIN = 0x10000000, LENGTH = 512M

}

SECTIONS

{

.text : { *(.text) } > SPM

.data : { *(.text) } > MAIN_MEM

}
```

System Schematic and Memory Mapping

U	nused
Flash (1	Memory 6 MB)
U	nused
P Per	XA255 ipherals
U	nused
SMS(Co	Ethernet ntroller
U	nused
S	DRAM
16	(4 MR)

0xFFFFFFFF 0x51000000 0x50000000 0x44000000 0x40000000 0x08000300 0x08000300

0x00000000

Define Memory Address

/* Timer Registers */ #define TIMER O MATCH REG (*((uint32 t volatile *)0x40A00000)) (*((uint32 t volatile *)0x40A00004)) #define TIMER 1 MATCH REG #define TIMER 2 MATCH REG (*((uint32 t volatile *)0x40A00008)) (*((uint32 t volatile *)0x40A0000C)) #define TIMER 3 MATCH REG #define TIMER COUNT REG (*((uint32 t volatile *)0x40A00010)) #define TIMER STATUS REG (*((uint32 t volatile *)0x40A00014)) (*((uint32 t volatile *)0x40A0001C)) #define TIMER INT ENABLE REG /* Timer Interrupt Enable Register Bit Descriptions */ #define TIMER O INTEN (0x01) #define TIMER 1 INTEN (0x02) #define TIMER 2 INTEN (0x04) #define TIMER 3 INTEN (0x08) /* Timer Status Register Bit Descriptions */ #define TIMER O MATCH (0x01) #define TIMER 1 MATCH (0x02) #define TIMER 2 MATCH (0x04) #define TIMER 3 MATCH (0x08) /* Interrupt Controller Registers */ #define INTERRUPT PENDING REG (*((uint32 t volatile *)0x40D00000)) #define INTERRUPT ENABLE REG (*((uint32 t volatile *)0x40D00004)) (*((uint32 t volatile *)0x40D00008)) #define INTERRUPT TYPE REG /* Interrupt Enable Register Bit Descriptions */ #define GPIO O ENABLE (0x00000100) #define UART ENABLE (0x00400000)

> (0x04000000) (0x08000000)

(0x10000000)

(0x20000000)

#define TIMER O ENABLE

#define TIMER_1_ENABLE
#define TIMER 2 ENABLE

#define TIMER 3 ENABLE

/* General Purpose I/O (GPIO) Registers */

#define GPIO_0_LEVEL_REG #define GPIO_1_LEVEL_REG #define GPIO_2_LEVEL_REG #define GPIO_0_DIRECTION_REG #define GPIO_1_DIRECTION_REG #define GPIO_2_DIRECTION_REG #define GPIO_0_SET_REG #define GPIO_1_SET_REG #define GPIO_2_SET_REG #define GPIO_0_CLEAR_REG #define GPIO_2_CLEAR_REG #define GPIO_2_CLEAR_REG #define GPIO_0_FUNC_LO_REG #define GPIO_0_FUNC_HI_REG (*((uint32_t volatile *)0x40E00000)) (*((uint32_t volatile *)0x40E00004)) (*((uint32_t volatile *)0x40E00008)) (*((uint32_t volatile *)0x40E0000C)) (*((uint32_t volatile *)0x40E00010)) (*((uint32_t volatile *)0x40E00014)) (*((uint32_t volatile *)0x40E00018)) (*((uint32_t volatile *)0x40E0001C)) (*((uint32_t volatile *)0x40E00020)) (*((uint32_t volatile *)0x40E00024)) (*((uint32_t volatile *)0x40E00024)) (*((uint32_t volatile *)0x40E00028)) (*((uint32_t volatile *)0x40E0002C)) (*((uint32_t volatile *)0x40E0002C)) (*((uint32_t volatile *)0x40E00054)) (*((uint32_t volatile *)0x40E00054))

Computer Programming and Memory Layout

- Understanding C memory layout is crucial for debugging, optimizing performance, security and interfacing with low-level systems.
- Text (Code) Segment:
- Data Segment:
- BSS Segment:
- Heap Segment:
- Stack Segment:

• Text (Code), Data and BSS Segment:

- The text segment contains the executable code of the program. It is read-only and holds the instructions for the program.
- The data segment contains initialized global and static variables. In the example code, global_data is an initialized global variable with value 10.
- The BSS (Block Started by Symbol) segment contains uninitialized global and static variables. The BSS segment is set to zero during program startup. In the example code, global_bss variable will be added to the bss section by linker.
- The Text, Data, and BSS segments collectively form the static part of the program that contains fixedsized instructions and data that persists throughout its execution. These should be kept in a non-volatile memory to ensure successful execution of code following a power cycle.
- You can use the size utility that comes with the compiler to get the size of the executable. Below is the output for the example code:
- text data bss dec hex filename

• 1585 600 8 2193 891 main.out

Heap and Stack Segments

- Heap Segment:
- The heap segment is used for dynamic memory allocation during the program's runtime. In the example, we allocate memory for an integer using malloc(), and heap_var points to the newly allocated memory location.
- It's important to free the allocated memory after it is no longer needed.
- Over time, repeated memory allocation without freeing memory can cause the program's memory usage to grow unnecessarily leading to poor performance and runtime allocation failures.
- Stack Segment:
- The stack segment is used for managing function calls, local variables, and function call frames. In the example, stack_var is a local variable that will be allotted on the stack during the execution of the main() function.
- The stack and heap memory share the dynamic memory area of the program. The stack typically starts from the end address of the memory and grows downward, while the heap starts from the end of the BSS segment.

- Instruction Section: Contains the compiled machine code instructions (text section).
- Data Section: Contains initialized data (data section).
- The linker combines the code and data sections, resolves symbols, and sets up memory addresses.
- The linker script defines how different sections are mapped into the memory of the microcontroller.
- It specifies memory regions and assigns addresses to different sections of the code and data.

- MEMORY
- {
- ROM (rx) : ORIGIN = 0x08000000, LENGTH = 512K
- RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 64K
- }
- •
- SECTIONS
- {
- .text : {
- *(.text)
- } > ROM
- •

• }

- .data : {
- *(.data)
- } > RAM

Linker Script: Program and Data Memory Allocation

The high addresses are the top of the figure and the low addresses

are the bottom.

The stack pointer (sp) starts at BFFF FFF0 hex and grows down toward the Static data.

The text (program code) starts at 0001 0000hex and includes the statically-linked libraries.

The Static data starts immediately above the text region; in this

example, we assume that address is 1000 0000hex .

Dynamic data, allocated in C by malloc(), is just above the Static data.

Called the heap, it grows upward toward the stack. It includes the

dynamically-linked libraries.

Assembly or C/C++

- Write Efficient Code
- Secure Application
- Multi-Threaded and Complex Program to run multiple devices (OS)
- Real-Time Applications for Real world Problems

Assembly Programming

- Unlike HLL like C or Java, assembly does not have variables as you know and love them
 - More primitive, closer what simple hardware can directly support
- Assembly operands are objects called <u>registers</u>
 - Limited number of special places to hold values, built directly into the hardware
 - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns light travels 1 foot in 1 ns!!!)

RISCV GCC Assembler

.section .data	<pre># Data section (if needed)</pre>
.section .text	# Code section
.globl _start	# Define global start label

_start:

li s3, 0x1121	# Load immediate value 0x1121 into s3
li rs2, 0x22233	# Load immediate value 0x22233 into rs2
add rd, rs1, rs2	# Add rs1 and rs2, store the result in rd
sw rd, 0x1(zero)	# Store the value in rd to memory address 0x0000001
j _exit	# Jump to exit (optional, depending on context)

_exit:

nop

No operation (placeholder for termination)

Introduction to C Programming

Standard C (often just called "C") is a programming languages used to write software, but they differ in their target environments, constraints, and some aspects of functionality.

C is one of the most widely used languages for programming systems based on the RISC-V architecture. It provides a high-level abstraction while still allowing for low-level hardware manipulation. Here's a detailed introduction to programming in C for RISC-V.

Standard C is sufficient for most use cases, especially when working with a RISC-V system that supports an operating system.

Specialized C (hardware-specific code, inline assembly, and custom startup code) is required for bare-metal programming or hardware accelerators.

Introduction to Embedded C Programming

Introduction to Embedded C Programming


```
// example.c
int global_var = 10;
int main() {
    int local_var = 5;
    int result = global_var +
local_var;
    return result;
}
```

riscv32-unknown-elf-gcc example.o -o example

 The compiler generates an object file in ELF format. This object file contains machine code, data, and metadata, organized into different sections like .text (code), .data (initialized data), and .bss (uninitialized data).

Programming RISC-V

- Problem
- Write it in your own words
- Make Pseudo Code
- Create Control and Data-flow Graph
- Program (C/C++, ASM)
- Debug
- Profile
- Optimize/Fine Tune
- Execute
- Test

Hazards

- Data Hazards: Instructions are waiting for data from other instructions.
- Control Hazards: Changes in instruction flow cause delays.
- Structural Hazards: Limited hardware resources cause delays.

Testing and Executing the Code

RIPES

https://ripes.me/

https://github.com/mortbopet/Ripes/releases/download/v2.2.6/Ripes-v2.2.6-win-x86_64.zip

Next:

RISCV Micro Controller RISCV Simulator and Emulators RISCV Single Board Computer

Programmer and Debugger

- Programmer or debugger tool to flash the firmware into the RISCV System.
 - ³ Instruction Memory: The code from the .text section is loaded into the system instruction memory.
 - ³ Data Memory: The initialized data from the .data section is loaded into the system data memory.

- Target Hardware Architecture:
 - Processor and Specifications:
 - ³ Program Memory and Data Memory Size:
 - Peripherals and Components
- Memory Mapping
- Software Development
 - ³ GCC Compiler: Compiler: riscv32-unknown-elf-gcc or riscv64-unknown-elf-gcc.
 - ³ Debugger: GDB with RISC-V support.
- ³ ELF Loader: OpenOCD or RISC-V Proxy Kernel. Stress Checking and Profiling Tools for RISC-V:
 - ³ RISC-V Performance Monitor or Perf.

SW Development Environment

Compiler Options

- riscv32-unknown-elf-gcc //
 - -march=rv32imac // Architecture and ISA Extensions:
 - -mabi=ilp32 // ABI (Application Binary Interface: Int, long, pointer): -O2 // Optimization Levels:
 - -mtune=sifive-e31 // Code Genartion for specific RISCV core
 - -g mhard-float
- -T linker_script.ld

 -I/path/to/include
 - -L/path/to/li
 - -o output.elf
 - source.c
 - -Im
- -funroll-loops

- // Debugging and Profiling -pg // Floating Point Options: Hard/Soft Floting point:
 - // -T: Specify a linker script.
 - // Include Paths and Libraries
 - //
- // Output file
 - // source file
 - // -Im (math library)
 - // Loop Unrolling option

C code for testing

```
void main(void) {
    int a = 5, b = 10;
    int result = a + b;
}
```

Steps: Code Compilation to Execution

- riscv32-unknown-elf-gcc -march=rv32i -S -o riscv.s ./code.c
- riscv32-unknown-elf-as -march=rv32i -o riscv.o ./riscv.s
- riscv32-unknown-elf-ld -o riscv ./riscv.o
- riscv32-unknown-elf-objcopy -O binary --only-section=.text riscv instr.mem
- riscv32-unknown-elf-objcopy -O binary --only-section=.data riscv data.mem
- riscv32-unknown-elf-objdump -D -b binary -m riscv:rv32i instr.mem

```
with open("instr.mem", "rb") as file:
    content = file.read()
    hex_data = content.hex() # Convert the binary content to hexadecimal
```

Split the hexadecimal data into 4-byte (32-bit) chunks
instructions = [hex_data[i:i+8] for i in range(0, len(hex_data), 8)]

Reverse the byte order for each instruction (little-endian to big-endian) for instruction in instructions:

Reverse the byte order by grouping the hex string in chunks of 2 (1 byte) and reversing the order

big_endian_instruction = ".join([instruction[j:j+2] for j in range(0, len(instruction), 2)][::-1])
print(big_endian_instruction)

- 130101fe
- 232e8100
- 13040102
- 93075000
- 2326f4fe
- 9307a000
- 2324f4fe
- 0327c4fe
- 832784fe
- b307f700
- 2322f4fe
- 6f000000
- 130101ff
- 23261100
- 23248100
- 13040101
- 17110000
- 13014101
- eff09ffb
- 6f000000

Debugging

- # Compile with debugging information
- riscv64-unknown-elf-gcc -march=rv64gc -mabi=lp64d -g -o my_program ./for_loop.c
- # Start GDB and load program
- riscv64-unknown-elf-gdb my_program
- # Run program in GDB
- (gdb) target sim
 - ³ (gdb) break linenumber
 - ³ (gdb) print variable_name

Profiling

- # Compile for performance analysis with perf
- riscv32-unknown-elf-gcc -march=rv32i -o my_program ./code.c
- # Run program with QEMU and collect profiling data
- qemu-riscv32 -cpu rv32, my_program -perf my_program
- # Analyze profiling data with perf
- // Not yet configured in cluster

Stress Testing

- riscv32-unknown-elf-gcc -march=rv32i -o stress-ng stress-ng.c
- # Run stress tests with stress-ng
- qemu-riscv32 -L /path/to/riscv/rootfs ./stress-ng --cpu 4 --io 2 --vm 2 --vmbytes 128M --timeout 60s
- Custom Stress Checking
- riscv32-unknown-elf-gcc -march=rv32i -o stress_test ./stress_test.c
- # Run custom stress test program
- qemu-riscv32 ./stress_test

Performance Analysis

- riscv32-unknown-elf-gcc -march=rv32i -o my_program ./code.c
- qemu-riscv32 -L /path/to/riscv/rootfs valgrind -tool=cachegrind ./my_program
- # Run program with QEMU for performance analysis
- qemu-riscv32 -d in_asm,cpu ./my_program > qemu_log.txt
- # Analyze QEMU log
- grep -E 'IN:|CPU:|Cycle:' qemu_log.txt

Testing Spike

/opt/riscv-gnu32/bin/spike --isa=RV32IMAC -d /opt/riscv/riscv32-unknown-elf/bin/pk ./heap32 until reg 0 pc 0x1000 # Stop execution when program counter of core 0 reaches 0x1000 mem 0 0x80000000 # View memory content at address 0x80000000 for core 0 freg 0 f0 # Display floating-point register f0 for core 0 run 1000 # Resume execution for 1000 instructions reg 0 # View all registers for core 0 pc 0 # View the program counter of core 0 until pc 0 0x1000 # Stop execution when PC of core 0 reaches address 0x1000 while reg 0 sp 0x80000000 # Continue running while stack pointer (sp) of core 0 is 0x80000000 dump 0x8000000 0x80001000 # Dump memory from address 0x80000000 to 0x80001000 quit mtime

mtimecmp 0

QEMU Debuging

- qemu-system-riscv32 -gdb tcp::1234 -S -kernel ./hello32.o
- riscv32-unknown-elf-gdb ./hello32.o #Sperate window open
- Debug Commands
- (gdb) target remote :1234 # Connect to the QEMU GDB server (gdb) load # Load the binary into QEMU (gdb) b main # Set a breakpoint at the main function # Continue execution until the breakpoint is hit (gdb) c (gdb) info reg # Display registers (gdb) step # Step through code line by line (gdb) next # Step over functions # Continue execution until the next breakpoint (gdb) continue (gdb) quit # Exit GDB

Profiling QEMU

- qemu-system-riscv32 -d exec,int -kernel ./hello32.o
- perf record -e cycles -a -- qemu-system-riscv32 -kernel ./hello32.o
- perf report

RISC-V Computer Architecture Course Tasks: By completing these tasks, you'll gain hands-on experience in programming, designing, and testing a RISC-V processor, bridging the gap between theoretical knowledge and practical application.

Task 1: Programming RISC-V Using Assembly Language and Ripes Simulator

Write RISC-V programs in Assembly language.

Simulate the Assembly code using the Ripes Simulator to understand the execution flow.

Task 2: Developing a RISC-V Processor with Custom ISA in Verilog

Design the Processor

Implement a RISC-V processor in Verilog that supports at least 20 instructions from the RISC-V ISA.

Test the Processor

Write manual machine code corresponding to your implemented instructions.

Compare the results of executing machine code against Assembly-level output to verify functionality.

Task 3: Programming Your RISC-V Processor Using a C Compiler

Write a Simple C Program

Develop a basic C program for the RISC-V architecture (e.g., arithmetic operations or loops).

Convert C Code to Assembly

Compile the C code to generate Assembly code using a RISC-V toolchain (e.g., GCC or LLVM). Generate an ELF File

Produce an ELF (Executable and Linkable Format) file as part of the compilation process.

Extract Program and Data Code

Extract the program (instruction code) and data sections from the ELF file.

Integrate Code with Verilog Design

Load the extracted program and data into the memory system of your Verilog-based RISC-V processor.

Perform Simulation

Simulate the processor with the integrated program and data.

Observe the processor's behavior and verify correctness.

Task 4: Documentation and Understanding

Write a Report

Document the entire process, including implementation, testing, and results.

Highlight challenges, solutions, and observations.

Prepare for Viva

Gain a deep understanding of all tasks for oral examination.

Be prepared to explain your processor design, testing methodology, and results in detail